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 
Abstract—Three-phase multilevel inverters are used in many 
medium- and high-power applications such as motor drives and 
grid-connected systems. Despite numerous PWM techniques for 
multilevel inverters have been developed, the impact of these 
modulation schemes on the peak-to-peak output current ripple 
amplitude has not been addressed yet. In this paper the analysis 
and the comparison of current ripple for two- and three-level 
voltage source inverters are given. Reference is made to optimal 
and popular modulation, so-called centered PWM, easily obtained 
by both carrier-based modulation (phase disposition, with proper 
common-mode voltage injection) and space vector modulation 
(nearest three vectors). It is shown that the peak-to-peak current 
ripple amplitude in three-level inverters can be determined on the 
basis of the ripple in two-level inverters, obtaining the same re-
sults as by directly analyzing the output voltage waveforms of the 
three-level inverters. This procedure can be readily extended to 
higher level numbers. The proposed analytical developments are 
verified by both numerical simulations and experimental tests.  
 
Index Terms—Multilevel inverters; three-level inverter; 
output current ripple; carrier-based PWM; space vector PWM. 
I.  INTRODUCTION 
HREE-PHASE two-level (2L) inverters are widely utilized 
in ac motor drives and in general for grid-connected appli-
cations. In last decades, multilevel (ML) inverters became 
more and more popular, due to improved output voltage wave-
forms and increased power ratings. In particular, the ML 
structure is capable of reaching high output voltage amplitudes 
by using standard power switches with limited voltage ratings. 
Simple and reliable implementations of ML inverters are 
the cascaded connection of single-phase inverters (H-bridge) 
and the neutral point clamped (NPC) configuration. Among 
ML inverters, three-level (3L) are a viable solution for many 
high-power applications, both grid-connected and motor-load.  
Since the performance of an inverter mainly depends on its 
modulation strategy, many PWM techniques have been devel-
oped in last decades for 2L and ML inverters [1]-[13]. Gener-
ally, these modulation techniques can be classified in two cat-
egories: carrier-based (CB) and space-vector (SV) modulation. 
It has been proved that phase disposition (PD)
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carrier-based modulation and nearest three vectors (NTV) 
space vector modulation for 2L and ML inverters can be 
equivalent [4], [9]-[12]. In particular, PD CB-PWM leads to 
the same output voltages as the SV-PWM if a proper common-
mode voltage is injected into the modulating signals. On the 
other hand, CB-PWM can be equivalently realized by NTV 
SV-PWM through a proper sharing of dwell times among the 
redundant switching states. Specifically, the nearly-optimal 
modulation so-called centered PWM (CPWM) is obtained by 
sharing dwell times among the redundant switching states, 
offering reduced harmonic distortion in output currents [4], 
[9]-[13]. 
The impact and the comparison of CPWM schemes on the 
peak-to-peak output current ripple amplitude in 2L and ML in-
verters has not been addressed yet. In [14] the current ripple 
trajectory in  coordinates for the case of dual-inverter-fed 
open-end winding load configuration, operating as a 3L in-
verter is shown. However, emphasis was made to current rip-
ple RMS rather than to the instantaneous ripple. The evalua-
tion of peak-to-peak current ripple for 2L three-phase PWM 
inverters was first briefly introduced in [15] and better 
developed in [16]. A similar procedure has been proposed in 
[17], with further developments and insights but without 
experimental verifications. The same analysis has been 
extended to multiphase inverters in [18]-[21]. 
In general, for both 2L and ML inverters, the peak-to-peak 
current ripple distribution is useful to determine multiple zero-
crossing intervals of the output current and the corresponding 
dead-time output voltage distortion [22]. Furthermore, the 
knowledge of current ripple amplitude can be used to compare 
PWM and hysteresis current controllers [23]-[25] and to de-
fine variable switching frequency PWM techniques [26]. 
This paper gives the evaluation and the comparison of the 
output current ripple amplitude in 2L and ML inverters. It is 
shown that the peak-to-peak current ripple amplitude in 3L and 
ML inverters can be obtained on the basis of the ripple evalua-
tion in 2L inverters (which has been already addressed in the 
literature), by introducing the known concept of pivot voltage 
vector in 3L and ML case instead of null voltage vector in 2L 
case [27]. It is also shown that the results obtained with this 
method are the same compared with the results obtained di-
rectly by analyzing the output voltage waveforms of the 3L in-
verter. The peak-to-peak ripple amplitude is introduced as a 
function of the modulation index over a fundamental period, 
considering centered PWM switching patterns obtained either 
by CB- or SV-PWM techniques [11]-[13]. The instantaneous 
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current ripple is determined for a generic balanced three-phase 
load consisting of series RL impedance and ac back emf (RLE-
load), representing both motor-load and grid-connected appli-
cations. The ripple analysis is verified by both numerical 
simulations and experimental tests in case of both 2L and 3L 
inverters, for different modulation indexes in the linear modu-
lation range. 
II.  SPACE VECTOR ANALYSIS AND PWM EQUATIONS 
The use of space vectors in the analysis of 2L and ML 
three-phase inverters is introduced here since it leads to better 
understanding and more simple calculation of voltage levels 
and corresponding application times. The switching states of 
the k-th inverter phase can be denoted as Sk = [0, 1] for 2L in-
verter, and Sk = [-1, 0, 1], i.e. {0 for 3L inverter. Further 
coefficients can be introduced for higher level numbers [7]-[8]. 
In this way, the output voltage vector v of 2L and ML inverter 
can be expressed by 
  2321
3
2
 SSSVdc v   (1) 
being Vdc the dc supply voltage and  = exp(j2/3). 
Fig. 1 shows the output voltage space vectors correspond-
ing to all possible switch configurations in 2L and 3L inverters 
(Figs. 1a and 1b, respectively). For both inverters the space 
vector diagram appears to be a hexagon divided into six main 
triangles, sectors I–VI. Note that by supplying each multilevel 
cell of the 3L inverter with the same dc voltage of the 2L in-
verter, the resulting hexagon size is doubled, corresponding to 
double output voltage capability for the 3L inverter. 
In addition to the redundant states corresponding to the null 
vector, there are six further redundant states corresponding to 
vertexes of inner hexagon, called pivot (or base) states in 3L 
inverter [27]. SV-PWM scheme uses the NTV algorithm to ap-
proximate the reference output voltage vector. In the case of 
continuous modulation strategies, the switching sequence starts 
from one pivot state, goes to the other switching states, and 
comes back to the first. Beginning and ending states of this 
traverse correspond to the same pivot (base) vector, that is the 
null vector in case of 2L inverters, and one of the six small 
vectors (magnitude 2/3 Vdc) in case of 3L inverters (vp, enlarged 
red dots in Fig. 1). This modulation principle can be extended 
to any ML inverter by a proper identification of NTV [7]-[8]. 
The working domain of each pivot vector is the sub-hexa-
gon centered on it. In the case of 3L inverter it is restricted to a 
diamond-shaped region (pivot sector, pink colored area in Fig. 
1 for vp1), due to the overlaps between sub-hexagons. 
For sinusoidal balanced output voltages, the reference out-
put voltage vector is v* = V* exp(j), being V* = m Vdc, t. 
Note that the limits of modulation index m are 0  m  1/3 
for 2L inverter and 0  m  2/3 for 3L inverter. The analysis 
can be restricted to the first quadrant in the considered case of 
quarter-wave symmetric SV modulation. 
The SV modulation of 3L and ML inverter can be traced 
back to the one of 2L inverter by considering the reference 
voltage v
* 
as the combination of pivot voltage vp and residual 
2L reference voltage v2L, for each pivot sector (Fig. 1c). 
Application times tk of NTV are defined by duty-cycles1, 
2, and 0 i.e. p, for 2L i.e. 3L inverters, and switching period 
Ts, being k = tk/(Ts/2). Duty-cycles for the 1
st
 quadrant of 2L 
inverter and corresponding quadrant of pivot vector vp1 for 3L 
inverter (Fig. 2) are given in Table I. Normalized reference 
voltages uand u used in Table I are defined as: 
 TABLE I 
SWITCH CONFIGURATION DUTY CYCLES FOR 2L AND 3L INVERTERS 
 2L inverter 
 1 2 0 
I    u/u 31
2
3
 u3     u/u 31
2
3
1  
II    u/u 31
2
3
 )3(1/
2
3
 uu   u31  
 3L inverter 
 1 2 p 
I-3b    u/u 31
2
3
 13 u     u/u 31
2
3
2  
II-3a   131
2
3
  u/u     uu/ 31
2
3
  u32  
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Fig. 1.  Space vector diagrams of inverter output voltage: (a) 2L inverter, (b) 3L inverter and (c) details of one of the six main triangles and sub-triangle (I-3b). 
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being  and  the indexes for real and imaginary components 
of v*, as represented in Figs. 1a and 1c. The calculation of the 
duty-cycles could be easily extended to the other sectors for 
2L, 3L and ML inverters [2], [7]-[8]. 
In centered space vector PWM of 2L and ML inverters the 
application time of pivot vector (0 or p) is shared in equal 
parts for the two redundant pivot states. In this way, a nearly-
optimal modulation, able to minimize the RMS of current rip-
ple, is obtained [4], [11]. Considering CB-PWM, an equivalent 
switching pattern can be achieved by injecting a proper com-
mon-mode signal to the reference voltage waveforms. In this 
way, the resulting modulating signals are able to equally share 
the application times of redundant states. While for 2L invert-
ers a simple min/max injection can be used for centering [2], a 
more complex common-mode signal has to be added to refer-
ence voltages in case of ML inverters [9]-[12]. A simplified 
procedure to obtain the centered optimized modulating signals 
has been recently introduced in [13] for the 3L case. 
In this paper the ripple analysis is developed for centered 
space vector modulation, implemented by carried-based PWM, 
being one of the most popular 2L and ML modulations. In 
particular, CB-PWM offers inherent simplicity, flexibility, re-
duced computational time, and easy implementation on indus-
trial DSPs, without the need of FPGA or any other additional 
hardware. 
III.  PEAK-TO-PEAK CURRENT RIPPLE EVALUATION 
Due to the symmetry among the three phases in the consid-
ered case of sinusoidal balanced currents, only the 1
st
 phase is 
examined in the following analysis. The current ripple defini-
tion introduced in [17] is recalled here for better understand-
ing. The basic equation for a RLE circuit, representing both 
motor-load and grid-connected systems, is 
 )()()( tv
dt
di
LtiRtv g . (3) 
Averaging (3) and introducing the current variation ∆i = 
i(Ts) – i(0) in the switching period Ts gives 
 )()()( sg
s
ss Tv
T
i
LTiRTv 

 . (4) 
The alternating voltage )(tv~  is defined as the difference 
between instantaneous and average voltage components as 
 )()()( sTvtvtv
~  . (5) 
The instantaneous current ripple can be calculated by sub-
stituting (3) and (4) in (5), and integrating 
 
t
s
dttv~
L
i
T
t
titi
~
0
)(
1
)()( . (6) 
This procedure is discussed with more details in [17]-[19]. 
Note that the current ripple calculated by (6) corresponds to 
the difference between the instantaneous current and its funda-
mental component. 
The peak-to-peak current ripple amplitude is defined as the 
range of (6) in the switching period 
     ss TTpp ti
~
minti
~
maxi
~
00 )()(  .  (7) 
In terms of space vectors, the variables of the 1
st
 phase are 
given by the projection of the corresponding space vectors on 
the real axis. In particular, if the reference voltage is within the 
modulation limits, i.e., the reference space vector v
*
 lies within 
the outer hexagon, the average output voltage is given by 
    cosmVcosVRevTv dc**s *)( v .  (8) 
The instantaneous output voltage of the 1
st
 phase can be ex-
pressed by switching states defined in (1), leading to 
 





 )(
3
1
)( 3211 SSSSVtv dc . (9) 
The alternating voltage component for 2L and ML inverters 
can be determined by introducing (8) and (9) in (5): 
   





 cosVmSSSSVtv~ dcdc 3211
3
1
)( .  (10) 
In order to evaluate the current ripple for both 2L and 3L 
inverters, only the three cases identified by the three different 
colored areas in Fig. 2 can be separately considered. The re-
sults are readily extended to the whole hexagons by exploiting 
the quarter-wave symmetry. 
The analytical developments for ML inverters can be car-
ried out by considering the residual reference voltage v2L in-
stead of the original reference voltage v*, for each pivot vector 
vp, as emphasized by the pink colored regions in Fig. 1.  
A.  Evaluation for the two-level inverter 
The ripple evaluation in the case of 2L inverter is summa-
rized here since it is the basis of the proposed analysis for ML 
inverters. Considering 2L inverter, two different cases can be 
distinguished in sector I: 0 ≤ m cos ≤ 1/3 and m cos ≥ 1/3, 
and one single case for the half of the sector II, corresponding 
to the three colored areas in Fig. 2. 
The sub-case 0 ≤ m cos ≤ 1/3, corresponding to the blue 
area of sector I in Fig. 2, is shown in diagram  of Fig. 3a. In 
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Fig. 2. 2L and 3L inverters voltage diagrams in the 1st quadrant of  plane. 
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particular, the current ripple and its peak-to-peak value are de-
picted, together with the instantaneous output voltage v(t). In 
this case, ppi
~
can be evaluated by (6), (7) and (10), considering 
either switch configuration {111} or {000}, and the corre-
sponding application time t0/2, i.e., duty-cycle 0/2, according 
to Fig. 3a. Normalizing by (2) gives 
    00
2
 
2
 u
L
TV
cosm
L
TV
i
~ sdcsdc
pp . (11) 
Peak-to-peak current ripple can also be expressed as 
 ),(
2
 mr
L
TV
i
~ sdc
pp ,  (12) 
being r(m,) the normalized peak-to-peak current ripple am-
plitude. Introducing in (11) the expression of 0 given in Table 
I, the normalized current ripple becomes 
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  uuu,mr
3
1
2
3
1)( . (13) 
The sub-case 1/3 ≤ m cos ≤ 1/3, corresponding to the 
green area of sector I in Fig. 2, is depicted in diagram  of 
Fig. 3a. In this case ppi
~
 can be evaluated considering both the 
switch configurations {111} and {110} with the corresponding 
duty-cycles 0/2 and 2. Normalizing by (2) gives 
 


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1
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2
uu
L
TV
i
~ sdc
pp . (14) 
Introducing in (14) the expression of 0 and 2 given in Ta-
ble I, the normalized current ripple becomes 
 














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3
1
32
3
1
2
3
1)( uuuuu,mr . (15) 
The only sub-case of the half of sector II, corresponding to 
the yellow area in Fig. 2, is depicted in Fig. 3a (right-hand 
side). In this case, ppi
~
 can be evaluated considering both the 
switch configurations {000} and {010} with the corresponding 
duty-cycles 0/2 and 2. Normalizing by (2) gives 
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Substituting in (16) the expression of 0 and 2 given in Ta-
ble I for sector II, the normalized current ripple becomes 
   













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3
1
3
1
331)( uuuuu,mr .  (17) 
The analysis can be easily extended to all the other sectors 
of the 2L hexagon by exploiting the quarter-wave symmetry. 
B.  Evaluation for the three-level inverter 
Two different ways to analyze the current ripple in 3L in-
verter are presented in this sub-section. The first is based on 
the results of the 2L case introduced in the previous sub-sec-
tion, resulting in a simpler and more general analysis. The al-
ternative method is based on the direct analysis of 3L voltage 
waveforms, leading to more involved calculations and used 
here just to verify the results in the considered cases. 
The ripple analysis in case of more than two levels can be 
carried out by taking into account that in each pivot sector the 
role of the pivot vector is similar to the role of the null vector 
in 2L inverter, according to the pink areas emphasized in Fig. 
1 in case of 3L inverter. Considering the vector composition 
represented in Fig. 1c, the normalized reference voltages of 3L 
inverter can be written as 
 31/uu    , 31/uu   , (18) 
where u and u are the normalized reference voltages corre-
sponding to the 2L inverter. From (18) the expressions of the 
2L reference voltages can be derived as 
 31/uu   ,  31 /uu    . (19) 
The sub-case m cos≤ 2/3, related to the blue area of tri-
angle I-3b in Fig. 2, corresponds to the blue area of sector I in 
2L inverter. ppi
~
 can be evaluated introducing (19) in the 
expression obtained for 2L inverter (11), leading to 
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where δ0 can be obtained by introducing (19) in the expression 
of duty-cycle of 2L inverter given in Table I. The normalized 
current ripple for 3L inverter becomes 
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Fig. 3. Output voltage and current ripple in one switching period (a) for 2L inverter, sectors I and II, and (b) for 3L inverter, triangles I-3b and II-3a. 
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An alternative method to derive the peak-to-peak ripple 
amplitude for 3L inverter is to analyze the output voltage 
waveforms, as done for 2L inverter. The considered sub-case 
corresponding to the blue area of triangle I-3b in Fig. 2 is de-
picted in diagram  of Fig. 3b. In this case, ppi
~
can be evalu-
ated by (6), (7), and (10), considering the switch configuration 
{0} or {00}, according to Fig. 3b, with the correspond-
ing duty-cycle p/2, leading to 
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After introducing the expression for p given in Table I for 
3L inverter and normalization, the current ripple becomes 
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Comparing (24) with the expression (22) obtained with the 
analysis based on the 2L inverter, the matching is verified. 
The sub-case m cos 2/3, related to the green area of tri-
angle I-3b in Fig. 2, corresponds to the green area of sector I 
in 2L inverter. Starting from the expression derived for the 2L 
inverter (14), and introducing (19), the peak-to-peak current 
ripple can be written as 
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where δ0 and δ2 are the duty-cycles of 3L inverter obtained by 
substituting (19) in the expressions of duty-cycles of 2L in-
verter given in Table I. The normalized current ripple for 3L 
inverter becomes 
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As in the previous case, peak-to-peak ripple amplitude can 
also be obtained by directly analyzing the output voltage 
waveforms. The considered sub-case, representing the green 
area of triangle I-3b in Fig. 2, is depicted in diagram  of Fig. 
3b. In this case ppi
~
 can be evaluated considering the switch 
configurations {0} and {} and the corresponding 
duty-cycles p/2 and 2, leading to 
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After introducing the expressions for p and 2 given in Ta-
ble I for 3L inverter and normalization, current ripple becomes 
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Comparing (28) with the expression (26) obtained with the 
analysis based on 2L inverter, the matching is verified. 
The sub-case related to the yellow area of the half triangle 
II-3a in Fig. 2 corresponds to the yellow area of the half of 
sector II in 2L inverter. In this case ppi
~
 can be evaluated by 
substituting (19) in the expression obtained for 2L inverter 
(16), leading to 
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where δ0 and δ2 can be obtained by introducing (19) in the ex-
pressions of duty-cycles of 2L inverter given in Table I. The 
normalized current ripple for 3L inverter becomes 
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As in the previous cases, peak-to-peak ripple amplitude can 
also be obtained by directly analyzing the output voltage 
waveforms. The considered sub-case is depicted Fig. 3b (right-
hand side).  In this case ppi
~
 can be evaluated considering the 
switch configurations {0} and {0} and the corre-
sponding duty-cycles p/2 and 2, leading to 
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After introducing the expressions of p and 2 given in Ta-
ble I for 3L inverter and normalization, current ripple becomes 
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Fig. 4. Normalized peak-to-peak current ripple amplitude r(m,) for 2L and 3L inverters in the range  = [0, 90°] for different modulation indexes. 
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Comparing (32) with the expression (30) obtained with the 
analysis based on 2L inverter, the matching is verified. 
The analysis can be easily extended to the entire considered 
pivot sector and to all the other pivot sectors of 3L inverter by 
exploiting the quarter-wave symmetry (corresponding colored 
areas in Fig. 2). Moreover, by exploiting the algorithm pro-
posed here, i.e. the calculation of the ripple for 3L inverters on 
the basis of the ripple in 2L inverters, the analysis can be eas-
ily extended to the general case of ML inverters. This is in 
contrast to extension of the direct method which is leading to 
more involved calculations. 
C.  Ripple comparison between 2L and 3L inverter  
In order to show and compare the behavior of the peak-to-
peak current ripple amplitude in the fundamental period, the 
same output voltage range for 2L and 3L inverters should be 
considered. For this reason, the 2L inverter is supplied by 
double dc voltage, 2Vdc, i.e., all the derived ripple expressions 
are multiplied by 2, whereas each cell of the 3L inverter is 
supplied by Vdc. With this assumption, the modulation index is 
0  m  2/3 for both 2L and 3L inverters. 
In Fig. 4 the normalized function r(m,) defined by (12) for 
m = 1/3, 2/3, and 1, is shown in case of 2L and 3L inverters. 
As expected, the ripple in 3L inverter is lower than the ripple 
of 2L inverter almost for the whole phase angle range. In the 
same figure, the maximum normalized current ripple (r
max
) is 
emphasized with dots. It is noted that r
max
 has a reduced varia-
bility with m, almost close to the value 0.2 (dashed line) in 
case of 3L inverter, whereas r
max
 is increasing almost propor-
tionally with m in the case of 2L inverter [17]. This is due to 
the lower distance between the reference vector v* and the 
available voltage vectors in the case of 3L inverter, exploited 
by applying the NTV modulation. The discontinuity noticed in 
the current ripple envelope of 3L inverter for  = 30° is intro-
duced by the pivot vector change, i.e. six times in the funda-
mental period. This discontinuity is easily recognizable in the 
modulating signals of centered carried-based PWM in the case 
of 3L inverters [11]-[13], whereas the modulating signals are 
continuous in the 2L case. Note that there is not discontinuity 
at = ± 90° for the sake of the symmetry. A better view of this 
discontinuity from the point of view of space vectors is shown 
in the following colored map of current ripple. 
In Fig. 5 the average of normalized current ripple, ravg, is 
shown as a function of the modulation index to summarize the 
current ripple amplitude in the whole fundamental period. 
Three different cases are considered: 2L inverter supplied by 
Vdc and 2Vdc, and 3L inverter supplied by Vdc. It can be noticed 
that 2L inverter supplied with 2Vdc has almost the double of 
the average normalized ripple compared to 3L inverter, except 
for low modulation indexes, i.e. less than 0.4. The 2L inverter 
supplied with Vdc shows a lower ripple than 3L inverter for m < 
1/3, whereas for m > 1/3 up to the modulation limit of the 2L 
inverter (1/3), the ripple is lower for 3L inverter. The lower 
ripple in case of the 2L inverter for low modulation indexes 
(inner hexagon) can be explained with reference to the consid-
ered CB modulation. Namely, for 3L inverters the centered 
SV-PWM shares the pivot states into two equal parts and of-
fers reduced harmonic distortion in the output currents. How-
ever, it is not the most optimal modulation within the inner 
hexagon (corresponding to the hexagon in 2L inverter), since 
the used pivot vectors are not the zero vector. The centered 
SV-PWM modulation in 2L inverter, which uses the zero vec-
tor as pivot vector is known to be the most optimal in this case. 
Fig. 5 also shows that ravg has a reduced excursion in the 
case of 3L inverter, oscillating between 0.075 and 0.15 for m = 
[0.1, 1], whereas it is a monotonic increasing function of m 
ranging in a wider range in the case of 2L inverter. The aver-
age current ripple amplitude can be also used to compare the 
performance of 2L and 3L PWM inverters with current hyste-
resis controlled inverters, having a current ripple amplitude 
almost constant. 
Fig. 6 shows the colored maps of r(m,) in the 1st quadrant 
within the modulation limits for 2L and 3L inverters. The dis-
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Fig. 5. Average normalized current ripple vs. modulation index. 
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Fig. 6. Maps of the normalized peak-to-peak current ripple amplitude r(m,) for 2L inverter (supplied by 2Vdc) and 3L inverter (supplied by Vdc). 
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continuity of the ripple across the border of pivot sectors (red 
line) in 3L inverter is now well observed, due to the pivot 
vector change. Namely, the red line divides the two pivot sec-
tors (one of pivot vector vp1, and another of vp6). In the case of 
sub-triangles I-1a and I-2a, the pivot vector applied is vp6, 
while in the case of the sub-triangles I-1b and I-2b the pivot 
vector is vp1. Note that the pivot vector determines the se-
quence of applied voltage levels. As a consequence, also 
within the same NTV, i.e. the same available voltage levels, a 
pivot change causes a different current ripple. 
For both 2L and 3L inverters can be noted that ripple am-
plitude is going to zero in the surroundings of each output 
voltage vector, since the reference vector is almost perfectly 
synthesized and the alternating voltage (5) goes to zero. Even 
though in Fig. 6 are kept the same colors for both ripple maps, 
the color scale for 2L inverter is the double than for 3L in-
verter. The 1
st
 quadrant ripple map of 2L inverter is empha-
sized with bold lines in ripple map of 3L inverter, for each 
pivot vector. 
IV.  RESULTS 
In order to verify the analytical developments proposed in 
the previous sections, numerical simulations and correspond-
ing experimental tests are carried out. Circuit simulations are 
performed by Sim-PowerSystems of Matlab considering both 
2L and 3L inverters with ideal switches, i.e., no dead-time was 
implemented in order to match perfectly the theoretical devel-
opments. Experimental tests are carried out by custom-made 
converters. In particular, the 2L inverter is implemented by In-
  
2L inverter 
IM 
3L inverter (NPC) 
Fig. 7. Experimental setups of 2L and 3L inverters. 
    
    
 2L (a) 3L  2L (b) 3L 
Fig. 8. Simulation (colored, top) and experimental (gray, bottom) results for 2L and 3L inverters, m = 1/3: 
(a) current ripple with calculated peak-to-peak amplitude, (b) instantaneous output current with calculated current envelopes. 
 
    
    
 2L (a) 3L  2L (b) 3L 
Fig. 9. Simulation (colored, top) and experimental (gray, bottom) results for 2L and 3L inverters, m = 2/3: 
(a) current ripple with calculated peak-to-peak amplitude, (b) instantaneous output current with calculated current envelopes. 
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fineon FS50R12KE3 IGBT pack, and the 3L inverter (NPC 
type) is implemented by Semikron SKM50GB12T4 IGBT 
modules, with Semikron SKKD 46/12 clamping diodes. The 
dSpace ds1006 hardware has been employed for the real-time 
implementation of algorithms. The experimental setups of 2L 
and 3L inverters are shown in Fig. 7. 
In order to compare 2L and 3L inverters with the same out-
put voltage capabilities, 600 V total dc voltage supply (2Vdc) 
was provided from Sorensen SGI 600/25 for both inverters. 
With this assumption, analytical developments are carried out 
with Vdc = 300 V and 0  m  2/3 for both 2L and 3L invert-
ers. 
Switching frequency was set to 2.1 kHz and a dead-time of 
6 s (not compensated) was implemented in the hardware. 
Fundamental frequency was kept at 50 Hz for easier compari-
son with analytical developments. The nearly-optimal centered 
carrier-based PWM is implemented leading to equally share 
the application times of pivot vectors. 
For both 2L and 3L inverters the load was a three-phase in-
duction motor (mechanically unloaded) having the following 
stator-referred parameters: stator resistance Rs = 2.4 , rotor 
resistance Rr' = 1.6 , stator leakage inductance Lls = 12 mH, 
rotor leakage inductance Llr' = 12 mH, magnetizing inductance 
Lm = 300 mH, 2 pole pairs. According to the model of induc-
tion motor for higher order harmonics, which are determining 
the current ripple, the estimated total equivalent inductance L 
= Lls + Llr' = 24 mH is considered for the ripple evaluation. 
Tektronix oscilloscope MSO2014 with current probe TCP 
0030 was used for measurements, and the built-in noise filter 
(cut-off frequency fc = 600 kHz) was applied. A further low-
pass filter (fc = 25 kHz) was applied in post-processing of the 
experimental data to better clean the waveforms from the 
switching noise. The instantaneous current ripple is calculated 
as the difference between instantaneous and fundamental cur-
rent components, according to (6) 
 )()()( tititi
~
fund . (33) 
As in the previous sections, the 1
st
 phase is selected for 
further analysis and different values of m are investigated to 
cover the different sub-cases in the whole linear modulation 
index range. 
Figs. 8, 9, and 10 show simulation and corresponding ex-
perimental results for m = 1/3, 2/3, and 1, respectively. In par-
ticular, for all figures, the upper diagrams show the simulation 
results (pink traces) and the calculated ripple envelopes (blue 
traces). The bottom diagrams show the corresponding experi-
mental results (gray traces). Left and right diagrams are corre-
sponding to 2L and 3L inverters with the same y-axis range for 
easier comparison. In Figs. 8a, 9a, and 10a the current ripple 
evaluated by (33) is depicted, whereas in Figs. 8b, 9b, and 10b 
the phase current is shown. 
It can be noticed that simulation results perfectly match the 
calculated envelopes, for all the considered cases. Experimen-
tal results are also in a good agreement with the analytical de-
velopments, just a slightly lower current ripple can be ob-
served. This small mismatch is more emphasized in the 2L 
case, for high modulation indexes. It has been verified that the 
main origin of the observed lower value lies in the inverter 
dead-time, being not compensated in the experimental imple-
mentation but not considered in both simulations and analyti-
cal developments. Furthermore, the load (motor) inductance 
has been probably slightly underestimated. In order to prove 
these considerations, additional simulations have been carried 
 
Fig. 11. Simulation results for 2L inverter, m = 1, accounting for dead-time 
and considering a slightly higher load inductance (+15%), (see Fig.10(a)). 
    
    
 2L (a) 3L  2L (b) 3L 
Fig. 10. Simulation (colored, top) and experimental (gray, bottom) results for 2L and 3L inverters, m = 1: 
(a) current ripple with calculated peak-to-peak amplitude, (b) instantaneous output current with calculated current envelopes. 
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out, introducing dead-time and slightly increasing the load in-
ductance (+15%,  28 mH), showing a better matching with 
the experimental results. As an example, in Fig. 11 is shown 
the case m = 1 for the 2L inverter, corresponding to Fig. 10 
(a). It can be noticed that the effect of dead-time is to slightly 
reduce the current ripple, changing the envelope profile and 
causing an asymmetry of the positive and negative envelopes. 
V.  CONCLUSION 
This paper gives analysis and comparison of instantaneous 
output current ripple in three-phase 2L and 3L inverters. The 
peak-to-peak ripple evaluation in 2L inverter is performed by 
analyzing the output voltage waveforms. It is shown that ripple 
evaluation in 3L inverter can be carried out either as an exten-
sion of the analysis of the 2L inverter or by directly analyzing 
the 3L inverter output voltage waveform. The same procedure 
can be extended to the case of more than three levels. 
Normalized peak-to-peak current ripple is introduced, and 
different ripple diagrams are given for 2L and 3L inverters 
making possible a comparison considering the same output 
voltage range or the same dc voltage supply. In particular, ref-
erence is made to centered SVM for both 2L and 3L inverters. 
Readable and effective ripple maps are introduced to empha-
size the ripple distribution in the fundamental period for the 
whole voltage modulation range of 2L and 3L inverters. As 
expected, the comparison show that the ripple in 3L inverter is 
generally lower than the ripple of 2L inverter in case of the 
same output voltage range. 
The analytical developments have been verified with nu-
merical simulations and corresponding experimental tests for 
various modulation indexes, showing a good matching. 
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